Dear Sir,
The way we do it is to use the SMA connector on the Xilinx board to generate a clock and a trigger and we use that as clock source for elementary tests.
The reference design has a software trigger mechanism, look at the main.cpp, by writing to a FPGA register, the software is able to trigger the system.
Best Regards,
Arnaud