Products > FMC150

ml605_fmc150

(1/2) > >>

Sayan Ghosal:
Hi,
Currently I am working on the reference design for fmc150 associated with the ml605 board. According to the manual 'cd088(ml605_fmc150).pdf' there should be a (synthesizable) file 'ml605_fmc150.vhd' in the folder hierarchy
'C:\Program Files (86)\4dsp\Common\Firmware\Extracted\088_ml605_fmc150\simulate\*' which is used for behavioral simulation. However, I am not being able to find that file in the entire extracted '4dsp' folder. The 'testbench.vhd' file in the folder 'C:\Program Files (x86)\4dsp\Common\Firmware\Extracted\088_ml605_fmc150\simulate\vhdl' does include a component ml605_fmc150 and instantiates it. So I believe it is supposed to be there. Can somebody please help me out with that file?


Any help would be appreciated.
Sayan

arnaudNL:
Dear Sayan,


Have you loaded that firmware in StellarIP and pressed "Generate" as per the 4FM Getting Started Guide? I am asking that because StellarIP creates top level, constraints file as well as the simulation environment..


Best Regards,
Arnaud

Sayan Ghosal:
Okay! Once I generate the from the .dsn file (I am using xilinx ise project), the output folder contains a src folder with vhd files. The top level vhd file in that 'src' folder is what is being instantiated in the testbench file right? Correct me if I am wrong.


Sayan

arnaudNL:
Dear Sayan,


This is what I expect, the simulation environment expects the toplevel to be present and the toplevel is created by StellarIP.


Best Regards,
Arnaud

arnaudNL:
Dear Sayan,


Are you able to move forward, is there anything I can do before to close this topic?


Best Regards,
Arnaud

Navigation

[0] Message Index

[#] Next page