800-816-1751
info@4dsp.com
Find it Fast  Find it Fast  
 

Products

Technology/Function

Interface

Form Factor

Show IP Cores?

Clear See Results

sFPDP Core

Description

4DSP's serial front panel data port core for FPGA is based on the ANSI/VITA 17.1-2003 standard. This intellectual property core can be implemented on any Xilinx FPGA families.

4DSP has produced a full implementation of the sFPDP IP Core in the FM481 Serial Communication Boards. Please go to the FM481 page to see this turn-key implementation of the 4DSP sFPDP IP Core.

Specifications

  • Up to 2.5Gbps (using MGTs)
  • Up to 230MBytes/s per optical transceiver
  • Unidirectional and bi-directional links
  • Framing supported: dataflow control, PIO per specification, copy mode, copy-loop mode and CRC
  • Fully compliant ANSI/VITA 17.1-2003 SFPDP standard

Target Devices


Ordering Information

Purchase this core or request more information by sending an email to sales@4dsp.com.
©2010 4DSP, LLC™ All Rights Reserved