Find the solution that meets your needs.
Try the Solution Configurator today!


Solution Configurator



Form Factor

Show IP Cores?

Clear See Results


FMC - FPGA Mezzanine Card

Clock and trigger distribution FMC
FMC-LPC 34.375MHz-4GHz, VITA 57.1 Compliant

The FMC408 is not recommended for new designs.
Alternative Products


  • Description

      The FMC408 is a low-noise clock generation and distribution module with 8 clock outputs and 8 trigger outputs fully synchronized. This module can either distribute an externally received clock, or a locally generated clock. The FMC408 can generate any clock frequency between 34.375 MHZ and 4GHz and lock it to an internal/external reference. A trigger signal received from either the FMC connector or the external trigger input is synchronized to the clocks and distributed to the eight outputs on the front panel. Alternatively, it is also possible to distribute the external 1PPS or locally generated 1PPS signal for data time stamping. The FMC408 is recommended for applications that require synchronous A/D or D/A sampling across multiple cards or systems. With a low-pin count connector, and front panel I/O, the FMC408 can be used in a conduction cooled environment.

      FMC408 Block Diagram

  • Features
      External clock input and on board VCO
      External reference input and on board reference (30.72MHz)
      External 1PPS, Sync and Trigger inputs
      Eight synchronized clock outputs (34.375MHz-4000MHz)
      Eight synchronized trigger or 1PPS outputs
      On-board GPS receiver for accurate data time stamping
      Fully controllable from FMC connector
      VITA 57.1-2010 compliant
      LPC (Low-Pin Count) 160-Pin Connector
      Mil-I-46058c Conformal Coating Compliant - Optional
      A breakout cable on the front panel makes all clock and trigger signals available on individual coax cables.
      FMC116 connector
      Breakout Cable
  • Board Support Package
      4FM GUI offers multiple functions including the ability to monitor voltage and temperature; perform memory tests; measure the PCIe bandwidth; update FPGA firmware; and access StellarIP
      StellarIP is available for this product. A simple way to design FPGA firmware with automated code and bitstream generation
      Data analyzer makes it possible to display digitized data real time
      Reference designs that work out of the box are available for multiple platforms, please see tables below
      Can be used on any VITA 57.1 compliant carrier card
      User Manual
      Performance Guide
      Private support provided on 4DSP's support forum
      Reference designs available for multiple FPGA carriers
      Download the BSP datasheet for more information
  • Application
      Software defined radio (SDR)
      Wireless communication receivers
      Medical equipment
      Aerospace and test measurement instruments
  • Environmental
      EnvironmentalLevel ALevel B
      Operating Temperature0°C to 70°C-40°C to 85°C
      Storage Temperature-50°C to 125°C-50°C to 125°C
      Humidity-Operating0 to 100% non condensing0 to 100% non condensing
      Storage Humidity0 to 100%0 to 100%
      Vibration Random0.1 g2/Hz
      10 - 3kHz
      0.1 g2/Hz
      10 - 3kHz
      Shock30g peak30g peak

Talk to us about your algorithmic requirements; 4DSP is a full-service firmware and software development house. We are specialists at high-performance FFT and Video Processing. Check with us; we may have IP Cores that meet requirements for your application, right off the shelf.

©2006-2014 4DSP LLC™ All Rights Reserved